Influence of Different Post Porosification Cleaning Steps on the Parameters of Porous Silicon Layer Stack

Authors

DOI:

https://doi.org/10.52825/siliconpv.v1i.882

Keywords:

Porous Silicon, Crystalline Silicon, Epitaxial Silicon Wafer, Silicon Surface Cleaning

Abstract

To grow a defect-free epitaxial silicon wafer (EpiWafer) on a reorganized porous silicon layer stack, the surface must be closed, smooth and particle-free. A post-porosification cleaning step prior to reorganization should significantly reduce the density of (metallic) particles on the surface. In this paper we systematically investigate the influence of different post-porosification cleaning steps on the porous layer stack. The different cleaning steps have no significant effect on the layer thicknesses. On the other hand, the porosities change after the different cleaning steps. The change in porosity correlates very well with the oxidizing effect of the solution used: SC-1 cleaning has the strongest oxidizing effect, followed by ozone cleaning, piranha cleaning and HCl cleaning. A single HF dip has the smallest effect on porosity, showing the small influence of the native silicon oxide layer formed by aging on porosity. Except for the SC-1 cleaning, the other cleanings show no significant change in the Raman peak shift and therefore in stress compared to the as-etched sample. For the SC-1 cleaning, the increase in Raman peak shift and thus stress correlates well with the increase in porosity. After a reorganization step at 1120°C, it is observed that a higher porosity of the low porosity layer in the stack leads to larger pores.

Downloads

Download data is not yet available.

References

R. Brendel, “A novel process for ultrathin monocrystalline silicon solar cells on glass,” in Proc. 14th EU PVSEC, 1997, pp. 1354-1358.

G. Micard, Y.-P. Botchak Mouafi, B. Terheiden, “Non-destructive spatially resolved characterization of porous silicon layer stacks,” in Proc. 12th SiliconPV, in press.

W. Kern, D. Puotinen, “Cleaning solutions based on hydrogen peroxide for use in silicon semiconductor technology,” RCA Review. vol.31, no.2, pp.187-206, June, 1970

Y. P. Botchak Mouafi, N. Birkle, M. Driessen, G. Micard, J. Muerter, R. Sorgenfrei, B. Terheiden, C. Weiss, “Increasing robustness of EpiWafer transfer process leading to carrier lifetimes of 1.6 ms using large scale production feasible substrate wafers,” in Proc. 12th SiliconPV, in press.

K. A. Reinhardt, W. Kern, “Handbook of silicon wafer cleaning technology,” William Andrew Inc., 2008.

I. De Wolf, “Micro-Raman spectroscopy to study local mechanical stress in silicon integrated circuits,” Semiconductor Science and Technology, vol.11, no.2, pp. 139–154, Nov., 1996, doi: https://doi.org/10.1088/0268-1242/11/2/001

K. Barla, G. Bomchil, R. Herino, J. C. Pfister, J. Baruchel, “X-ray topographic characterization of porous silicon layers,” Journal of Crystal Growth, vol.68, no.3, pp. 727–732, Oct., 1984, doi: https://doi.org/10.1016/0022-0248(84)90110-6

S. Manotas, F. Agulló-Rueda, J. D. Moreno, F. Ben-Hander, R. Guerrero-Lemus, J. M. Martínez-Duart, “Determination of stress in porous silicon by micro-Raman spectroscopy,” Physica Status Solidi A., vol.182, no.1, pp. 245–248, Nov., 2000, doi: https://doi.org/10.1002/1521-396X(200011)182:1<245::AID-PSSA245>3.0.CO;2-W.

Downloads

Published

2024-02-27

How to Cite

Sanz, S., Botchak Mouafi, Y. P., Micard, G., Hahn, G., & Terheiden, B. (2024). Influence of Different Post Porosification Cleaning Steps on the Parameters of Porous Silicon Layer Stack. SiliconPV Conference Proceedings, 1. https://doi.org/10.52825/siliconpv.v1i.882

Conference Proceedings Volume

Section

Silicon Material and Defect Engineering

Funding data